CPU Design Architect / Principal Digital Design Engineer

Baidu USA ยท Sunnyvale, CA ยท First seen 2026-10-29

Apply on company site View on the company's hiring page (job-boards.greenhouse.io)

Posted by Baidu USA on the hiring system it uses for its careers page; applications go straight to the company.

Can I apply?

  • Work permit not stated
From the posting
locations
ATS location: Sunnyvale, CA; Sunnyvale, CA, United States

Job description

Job Description: Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams in leading-edge process node and be involved in:

- Perform CPU development and design integration for MIPS CPU subsystem.

- Explore latest technologies and be responsible for conducting fundamental research on new directions in CPU architecture

- Contribute ideas for advanced CPU performance features - analyze workloads in details, identify performance bottlenecks and opportunities, bring a data driven approach to tradeoffs in CPU design, derive architecture and micro-architecture to design/model implantation team, and bring ideas to successful silicon

Minimum Qualifications:

- Master Degree in Electrical Engineering, Computer Science or Computer Engineering.

- At least 5 years of CPU related Architect/RTL/Verification/Implementation design experience

- Knowledge and practical experience with common RISC CPU architecture.

- Familiarity with chip digital design flow, including RTL integration, simulation, STA.

- Understanding of high performance techniques and trade-offs in a CPU microarchitecture

- Ability to problem solve and prove own ideas

Preferred Qualifications:

- PhD in Electrical Engineering, Computer Science or Computer Engineering is a PLUS

- 8+ years of CPU related Architect/RTL/Verification/Implementation design experience

- Strong CPU architecture knowledge and micro-architecture knowledge

- Familiarity with Symmetric Multi-processing (SMP) and Snoop-based multi-processor architecture.

- Familiarity with synthesis, power analysis and post silicon debugging

- Cross-site working experience is a PLUS.

- Common knowledge in modeling/DV/OS is a PLUS.

- Experience with Foundry, Post-Silicon, FPGA, DVT, SLT debug is a PLUS.

#LI-DNI

Seen on